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Abstract − This paper presents a new adaptable cascade
ΣΔ modulator architecture for low-voltage multi-stan-
dard applications. It uses two reconfiguration strategies:
a programmable global resonation and a variable
loop-filter order. These techniques are properly com-
bined in a novel topology that allows to increase the effec-
tive resolution in a given bandwidth, whereas keeping
relaxed output swing requirements and high robustness
to mismatch and to non-linearities of the amplifiers.
Time-domain simulations including the main circuit-level
non-idealities are shown to demonstrate the benefits of
the presented modulator when it is configured to cope
with the requirements of GSM, UMTS, WLAN and
Wi-Max.†
I. INTRODUCTION
Sigma-Delta Modulators (ΣΔMs) are very suited
for the implementation of reconfigurable Ana-
log-to-Digital Converters (ADCs) required for the
fourth generation (4G or Beyond-3G) of wireless
hand-held devices [1]. Based on the combined use of
oversampling and noise shaping, ΣΔMs can adapt their
dynamic ranges to different specifications with large
hardware re-use, reduced power consumption and at
the lowest cost [2]-[9].
Although changing the sampling frequency has
been the reconfiguration strategy most commonly
applied, the mandatory use of low OverSampling
Ratios (OSRs) in wideband communication standards
has forced ΣΔMs to achieve the required dynamic
ranges by resorting to different strategies, including:
high-order shaping [2][6][8][9], switchable cascade
topologies [5][9]; programmable notches within the
signal band [2][8]; and multi-bit embedded quantizers
[3][7][9]. However, the efficient implementation of
these techniques requires to explore new ΣΔM topolo-
gies capable of adapting their performance to as many
specifications as possible while keeping high robust-
ness to circuit errors.
The modulator presented in this paper is based on
three strategies to adapt its functionality to different
specifications. First, the modulator loop-filter order
can be varied according to the required performance by
connecting or disconnecting low-order stages in a cas-
cade topology. Second, resonation is used to optimally
distribute the zeroes of the Noise Transfer Function
(NTF) within the required signal bandwidth. Third, a
unity Signal Transfer Function (STF) is employed in
all stages of the cascade for reducing the amplifier out-
put swing requirements [10]. The above-mentioned
strategies are combined in a novel reconfigurable cas-
cade ΣΔM topology that maximizes the effective reso-
lution within a given bandwidth with reduced circuit
complexity, low sensitivity to element mismatches and
high robustness with respect to opamp non-linearities.
II. PROPOSED MODULATOR
Fig.1 shows the proposed modulator architecture.
It consists of a reconfigurable cascade topology that
makes use of two concepts, namely: unity STF [10]
and global resonation [11]. The former is implemented
by the feedforward paths that connect the input of each
stage with the corresponding quantizer inputs, whereas
global resonation is achieved thanks to the inter-stage
paths (highlighted in Fig.1) that feed back a delayed
scaled version of the last-stage quantization error at the
input of the first-stage quantizer. One important advan-
tage of the proposed modulator is that, on the contrary
to the one reported in [11], only Forward-Euler (FE)
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 Fig. 1: Proposed reconfigurable ΣΔM topology.
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integrators are required, thus making its
Switched-Capacitor (SC) implementation easier.
The modulator includes a number of switches to
configure the NTF according to the required perfor-
mance. On the one hand, by connecting the switchable
error feedback paths from the last to the first stage
—with switches  and  in ON mode— the global
resonation scheme is enabled. On the other hand, the
order of the cascade is also reconfigurable. Both recon-
figuration strategies (adaptive global resonation and
NTF order) can be used independently, thus giving
more flexibility to the ΣΔM to adapt its functionality to
the required performance. In a practical application,
those components that are not used can be turned off by
using a power-down control in order to save power
consumption.
In case resonation is enabled and considering a lin-
ear model for the embedded quantizers, it can be
shown that the NTF of the proposed architecture is
given by:
(1)
where  stands for the inter-stage gain. Note that two
of the NTF zeroes are a function of , whose value can
be optimally chosen to maximize the Sig-
nal-to-(Noise+Distortion) Ratio (SNDR).
This effect is illustrated in Fig.2 for an OSR of 4
and embedded quantizers with 4-bit resolution. The
optimum values of  for an inter-stage gain of 1
and 4 are roughly 0.4 and 0.1, which can be easily
implemented using capacitor ratios of 2/5 and 1/10,
respectively. If there is no signal scaling along the cas-
cade ( ), the resolution is increased in 11dB,
whereas if , an increment of 23dB is achieved.
For the sake of completeness, Fig.3(a) shows the
optimal location of the NTF zeroes in the unity-circle
for oversampling ratios of 4, 8 and 16. The effect on the
noise shaping is depicted in Fig.3(b) by representing
the NTF for the different cases together with their cor-
responding signal BandWidths (BWs).
Note that an increase of  (to reduce the quantiza-
tion noise) yields a reduction of the feedback coeffi-
cient . In practice, this results in a smaller
capacitor ratio, which makes the electrical implemen-
tation more difficult and prone to circuit non-idealities.
However, the value of  can be easily implemented
if the oversampling ratio is low enough because —as
illustrated in Fig.3(a)— a reduction of the OSR means
an increase of K. Therefore, the resonation provided by
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 Fig. 3: Optimum distribution of NTF zeroes in the proposed resonation-based ΣΔM for different oversampling ratios:
(a) Location of zeroes in the unit circle, (b) NTF vs. frequency (d = 1).
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the proposed architecture is specially suited for wide-
band applications with low OSR.
Fig.4 shows the conceptual SC implementation of
the modulator in Fig.1, in which the required analog
additions are implemented by passive SC networks in
order to save power. The required analog coefficients
are implemented as capacitor ratios using capacitors
 to ,  and . Note that a number of
capacitors in Fig.4 have negative values; in the actual
fully differential implementation, the negative value
would be implemented by swapping the corresponding
capacitors in the positive and negative signal branches.
The use of passive SC analog additions involves a
reduction of the full scale at the quantizer input and,
consequently, a compression of the references and the
quantizers voltage levels to be used [12]. For instance,
if the distribution of the charge in the capacitors of the
first-stage analog adder during phase  is considered,
the resulting scaling factor is
(2)
where Cquant stands for the input capacitance of the
quantizer.
In order to get a robust modulator implementation
it is desirable to have the same scaling regardless of the
use of resonation. However, note from (2) that the
denominator term  equals zero in case res-
onation is not employed, and thus the scaling factor
varies from the one obtained with resonation. Let us
assumed that , , , a 4-bit
quantizer and 10-fF input capacitance for the quantizer
comparators; then the corresponding scaling factor
would be 0.234. If resonation is not employed
 Fig. 4: SC schematic of the proposed reconfigurable ΣΔM (single-ended version).
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( ), the compression would be 0.245. In this
example, a good choice for the reference compression
in both cases is 0.25, thus making easier the implemen-
tation of the resulting voltage levels. Besides, thanks to
the location of the addition in the modulator chain, a
small variation of the scaling factor —as the one in this
example— will have almost no impact on the modula-
tor resolution. Note that the same applies to the sec-
ond-stage analog addition.
III. CASE STUDY
In order to show the reconfigurability of the pro-
posed ΣΔM architecture, a case study is presented con-
sidering the specifications and standards listed in
Table I. Table II shows the values of the modulator
design parameters that are reconfigured for the differ-
ent operation modes, namely: NTF order ( ), reso-
nation coefficient ( ) and OSR. Note that different
oversampling ratios —and their corresponding sam-
pling frequencies (fs)— are employed in order to cope
with the required resolution of each signal bandwidth.
Note that in those operation modes in which no reso-
nation is used (GSM, UMTS and Wi-Max), the
switches responsible for the last-stage error feedback
(  in Fig.1) are disconnected. Additionally, in GSM
mode only the first stage is working —with switches
 and  disconnected— whereas all the integrators
and comparators of the second stage are turned off.
Global resonation is used only in WLAN mode. In
this case, the rounded optimal feedback coefficient is
, resulting in a shift of two zeroes of the
NTF from 0 to . Note that thanks to this opti-
mum distribution of the NTF zeroes —together with
the employment of an inter-stage scaling —, the
in-band noise is minimized as shown in Fig.2(b).
IV. SIMULATION RESULTS
Several behavioral simulations have been per-
formed using SIMSIDES, a Simulink-based
time-domain simulator for ΣΔ modulators [13]. In all
operation modes, 4-bit internal quantizers and a 1-V
reference voltage were considered. Additionally,
 noise, sampled by 0.25-pF sampling capacitors,
is introduced at the first integrator in all simulations.
The embedded Digital-to-Analog Converters (DACs)
are assumed linear, although dynamic element match-
ing will be required in practice at least in the first stage
of the cascade.
Fig.5 shows the modulator output spectra for all
the operation modes. In GSM [Fig.5(a)], the in-band
error is dominated by thermal noise, whereas in UMTS
K 0=
TABLE I. 
SPECIFICATIONS FOR THE ΣΔM IN THE CASE STUDY
Standard GSM UMTSa
a. Although the bandwidth of UMTS is 3.84 MHz, it has been expanded
to 4MHz in order to easily implement the sampling frequency.
Wi-Max WLAN
SNDR (bit) 14 12 8 10
BW (MHz) 0.2 4 20 20
TABLE II. 
RESONATION COEFF, MODULATOR ORDER, OSR AND d
Standard GSM UMTS Wi-Maxa
a. Note that resonation could also be employed in this case if a larger
resolution is demanded.
WLAN
Order (L) 2 4
Inter-stage gain (d) ---- 4
K 0 (No resonation) 0.4
K/d 0 (No resonation) 0.1
OSR 100 10 4
fs (MHz) 40 80 160
L
K d⁄
Sr
Sr SL
K d⁄ 0.1=
0.8 j0.6±
d 4=
kT C⁄
10-5 10-4 10-3 10-2 10-1 100
–150
–100
–50
0
PS
D
 x
 fr
eq
. b
in
 (d
B
)
(c)
BW = 20MHz
10-5 10-4 10-3 10-2 10-1 100
–150
–100
–50
0
PS
D
 x
 fr
eq
. b
in
 (d
B
)
10-5 10-4 10-3 10-2 10-1 100
–150
–100
–50
0
PS
D
 x
 fr
eq
. b
in
 (d
B
)
10-5 10-4 10-3 10-2 10-1 100
–150
–100
–50
0
Normalized frequency
PS
D
 x
 fr
eq
. b
in
 (d
B
)
 Fig. 5: Modulator spectra of the different modes: (a) GSM,
(b) UMTS, (c) Wi-Max, (d) WLAN (-6dBFS input
level, 64k-point FFTs).
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[Fig.5(b)] the larger error term is not clearly defined
between thermal or quantization noise. The effect of
resonation can be clearly distinguished by comparing
Fig.5(c) and (d), corresponding to Wi-Max and
WLAN, respectively. Note that in WLAN, resonation
reduces the in-band quantization error power as com-
pared to Wi-Max. This is illustrated in Fig.6 where the
SNDR is represented versus the input signal amplitude.
Note that the effective resolution for WLAN is approx-
imately 9dB larger than that for Wi-Max.
The sensitivity to noise leakages due to capacitor
mismatch has been studied on the basis of Monte Carlo
simulation. Fig.7 shows the SNDR at -6dBFS obtained
for a 50-run Monte Carlo simulation considering a
standard deviation of 0.1% in all capacitors. The mean
[  (bits)] and the standard deviation ( ) of the result-
ing effective modulator resolutions are also shown for
each operation mode. Note that the use of resonation in
the WLAN mode introduces no appreciable perfor-
mance degradation when compared to the rest of oper-
ation modes.
Fig.8 shows the effect of the amplifiers finite DC
gain on the modulator effective resolution for all the
operation modes. Note that the impact of the amplifiers
gain on the modulator performance is considerably
lower in GSM when compared to the rest of standards.
This is due to the topology used for the ΣΔM in the for-
mer case (single loop), which does not present the sen-
sitivity to noise leakages inherent to cascade
topologies (used in the remaining standards). In the
case of UMTS and Wi-Max, there is no appreciable
degradation for amplifiers gains above 40dB. This
value raises to 50dB for WLAN, which is still not a
demanding requirement in practice.
An appealing advantage that comes from the use
of unity STFs is the subsequent reduction of the ampli-
fiers output swing. This is illustrated in Fig.9 by plot-
ting the histogram of the integrators outputs obtained
from the operation of the proposed modulator in all
operation modes. Note that the required output swing
is only  for the 1st and 3rd operational ampli-
fiers (OA1 and OA3), whereas it reduces to 
for the 2nd and 4th ones (OA2 and OA4). This trans-
lates into an excellent linearity behavior for the pro-
posed architecture.
The latter is illustrated in Fig.10 by plotting the
effect of the amplifier gain non-linearity on the modu-
lator SNDR. In this simulation, a finite gain of 55dB is
considered for all amplifiers, while varying the
2nd-order non-linearity of the DC gain for the amplifi-
ers in the first stage of the cascade. Note that the
robustness of the proposed ΣΔM to non-linearities is
quite high, even if resonation is used to increase the
effective modulator resolution.
μ σ
–40 –35 –30 –25 –20 –15 –10 –5 0 530
40
50
60
70
80
90
100
Input level (dBFS)
SN
D
R 
(d
B
)
 
 
UMTS
GSM
 Fig. 6: Modulator SNDR versus input level
(normalized to full scale).
WLAN
Wi–Max
8 9 10 11 12 13 14 15
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
SNDR (bit)
# 
of
 o
cc
ur
re
nc
es
 
 
 Fig. 7: SNDR variation considering a 0.1% capacitor mismatch
(-6dBFS input level, 50-run Monte Carlo simulation).
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 Fig. 8: SNDR vs. finite DC gain of the amplifiers
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V. CONCLUSIONS
A new multi-functional cascade ΣΔM architecture
has been presented. This architecture is capable to
reconfigure the order of the quantization noise filtering
and to resonate through switchable feedback
inter-stage paths. Additionally, it achieves high linear-
ity with reduced output swing requirements by using
unity STFs in both cascaded stages. These characteris-
tics make the proposed modulator very appropriate for
the implementation of low-voltage multi-mode A/D
conversion, where the resolution of wideband stan-
dards can be easily increased by means of adaptive
global resonation. A case study covering GSM,
UMTS, Wi-Max and WLAN standards has been dis-
cussed in order to show the capabilities of the proposed
modulator to perform the A/D conversion in future 4G
wireless multi-standard hand-held devices.
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